Imager floating diffusion region and process for forming same

ABSTRACT

The present invention provides an imager device with a floating diffusion region resistant to charge leakage. The floating diffusion region is formed having a first doped region and a second doped region which has a higher concentration of dopants than the first doped region. The floating diffusion region is resistant to charge leakage while maintaining good contact to a conductor connected to a gate of a source follower transistor.

FIELD OF THE INVENTION

The present invention relates generally to the field of semiconductor devices and more particularly, to an imager device with a floating diffusion region resistant to charge leakage.

BACKGROUND OF INVENTION

The semiconductor industry currently uses different types of semiconductors-based imagers including charge-coupled devices (CCD) and CMOS imager devices. Because of the inherent limitations in CCD technology, CMOS imagers have been increasingly used as low cost imaging devices. A fully compatible CMOS sensor technology enabling a higher level of integration of an image array with associated processing circuits is beneficial for many digital applications such as, for example, cameras, scanners, machine vision systems, vehicle navigation systems, video telephones, computer input devices, surveillance systems, auto focus systems, and others.

A CMOS image sensor circuit includes a focal plane array of pixel cells, each one of the cells including a photoconversion device, for example, a photogate, photoconductor, or a photodiode for accumulating photogenerated charge in a doped portion of the substrate. A readout circuit is connected to each pixel cell and includes at least an output transistor, which receives photogenerated charges typically from a doped floating diffusion region and produces an output signal which is periodically read-out through a row select access transistor. The imager may optionally include a transistor for transferring charge from the photoconversion device to the floating diffusion region or the floating diffusion region may be directly connected to or part of the photoconversion device. A transistor is also typically provided for resetting the diffusion region to a predetermined charge level before it receives the photoconverted charges.

Exemplary CMOS imaging circuits, processing steps thereof, and detailed descriptions of the functions of various CMOS elements of an imaging circuit are described, for example, in U.S. Pat. No. 6,140,630 to Rhodes, U.S. Pat. No. 6,376,868 to Rhodes, U.S. Pat. No. 6,310,366 to Rhodes et al., U.S. Pat. No. 6,326,652 to Rhodes, U.S. Pat. No. 6,204,524 to Rhodes, and U.S. Pat. No. 6,333,205 to Rhodes. The disclosures of each of the foregoing are hereby incorporated by reference herein in their entirety.

A known three-transistor (3T) CMOS active pixel sensor (APS) design used in many applications contains a photodiode for producing charges which are stored at a diffusion region, a reset transistor for resetting the diffusion region charge, a source follower transistor having a gate connected to the diffusion region for producing an output signal, and a row select transistor for selectively connecting the source follower transistor to a column line of a pixel array. In a four-transistor (4T) CMOS configuration, a transfer transistor is employed to gate charges from the photodiode to the diffusion region.

Conventional floating diffusion regions in 3T and 4T pixel designs typically have a n+ highly-doped region to facilitate charge flow. In addition, these highly-doped n+ floating diffusion regions serve to provide a low resistance ohmic metal-semiconductor contact for charge transfer to the source follower transistor. However, these same highly-doped n+ regions create current leakage into the substrate due to high electric fields caused by the junction with a p− type region in which the n+ region is formed.

FIG. 1 illustrates a diagrammatic side sectional view of a CMOS image sensor four-transistor (4T) pixel employing a n+ highly-doped floating diffusion region 10.

The CMOS image sensor pixel 100 generally comprises a charge collection region 35 of a photodiode for collecting charges generated by light incident on the pixel and transfer transistor having a gate 60 for transferring photoelectric charges from the collection region 35 to a sensing node, typically a floating diffusion region 10. The floating diffusion region 10 is electrically connected to the gate of an output source follower transistor 40. The pixel 100 also includes a reset transistor having a gate 50 for resetting the floating diffusion region 10 to a predetermined voltage before charge is transferred thereto from the photodiode, the source follower transistor 40 which receives at its gate an electrical signal from the floating diffusion region 10, and a row select transistor 70 for selectively outputting a signal from the source follower transistor 40 to a column line 71 in response to a decoded row address driver signal applied to the gate of the transistor 70.

The exemplary pixel 100 of FIG. 1 employs a pinned photodiode having charge collection region 35. The pinned photodiode is termed such since the potential in the photodiode is pinned to a constant value when the photodiode is fully depleted. The pinned photodiode has a photosensitive p−n junction region comprising a p− type surface layer 4 and a n− type photodiode region 35 within a p− type region 6. The two p− type regions 4, 6 cause the n− type photodiode region 35 to be fully depleted at a pinning voltage. Impurity doped source/drain regions, preferably having n− type conductivity, are provided about the transistor gates 50 and 60. The floating diffusion region 10 adjacent to transfer gates 51, 61 is a common source/drain region for a transfer transistor having gate 60 and the reset transistor having gate 50.

Conventionally, in forming the source/drain region for the transfer transistor having gate 60 and the reset transistor having gate 50, floating diffusion region 10 is formed by implanting dopants near the transfer and reset transistors and allowing the diffusion regions from each transistor to combine, e.g., to flow inwards toward each other, to ultimately form floating diffusion region 10.

Further, in a typical CMOS image sensor, trench isolation regions 8 formed in a p− region active layer 6 are used to isolate the pixels. The gate stacks for the pixel transistors are formed before or after the trench is etched. The order of these preliminary process steps may be varied as is required or convenient for a particular process flow.

A translucent or transparent insulating layer 99 is typically formed over the pixel 100. Conventional processing methods are then carried out to form, for example, metal conductor 15 in the insulating layer to provide an electrical connection/contact to the floating diffusion region 10, and other wiring to connect gate lines and other connections in pixel 100. For example, the entire substrate surface may be covered with a passivation layer of e.g., silicon dioxide, BSG, PSG, or BPSG, which is planarized and etched to provide contact holes, which are then metallized to provide contacts to a photogate (if used in place of a photodiode), and diffusion node 10.

In conventional CMOS image sensors, electrons are generated by light incident externally and accumulates in the n− type photodiode region 35. These charges are transferred to the floating diffusion region 10 by the gate 60 of the transfer transistor. The source follower transistor 40 produces an output signal from the transferred charges. A maximum output signal is proportional to the number of electrons extracted from the n− type photodiode region 35. The maximum output signal increases with increased electron capacitance or acceptability of the photodiode 35. The electron capacity of pinned photodiodes typically depends on doping levels and the dopants implanted to form regions 4, 6, and 35.

Floating diffusion region 10 can lose some of the transferred charge across the p−n junction. Such current leakage lowers the available pixel output signal transmitted to the gate of source follower transistor 40. Typically, the floating diffusion region 10 includes a lightly-doped drain (LDD) n− region at areas extending slightly beneath the gates 50 and 60 and a heavily doped n+ region between the gates 50 and 60.

While the highly-doped n+ floating diffusion region 10 provides good charge transfer characteristics and a good ohmic contact to metal conductor 15, the highly-doped n+ floating diffusion region 10 also produces charge leakage into the p− type region 6 which diminishes the collected light signal that is transferred to the gate of the source follower transistor 40.

A floating diffusion region which is resistant to junction leakage and can still provide a good contact with metal conductor 15 is desired.

BRIEF SUMMARY OF THE INVENTION

The present invention provides a CMOS imager with a floating diffusion region that is resistant to charge leakage. The floating diffusion region is formed of a low dose n− dopant implant and makes it resistant to current leakage to the substrate. To maintain good contact with a metal conductor, the floating diffusion region also includes a low phosphorus implant where contact to the metal conductor will occur. As a result, the floating diffusion region is resistant to charge leakage while maintaining good contact to the conductor of the source follower transistor.

These and other features and advantages of the invention will be more apparent from the following detailed description that is provided in connection with the accompanying drawings and illustrated exemplary embodiments of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a diagrammatic side sectional view of a CMOS image sensor pixel.

FIG. 2 is a diagrammatic side sectional view of a CMOS image sensor pixel formed in accordance with a first embodiment of the present invention.

FIG. 3 is a diagrammatic side sectional view of a CMOS image sensor pixel and FIG. 2 at a subsequent processing step.

FIG. 3A is a top plan view of an exemplary CMOS image sensor pixel with a LDD block mask.

FIG. 4 is a diagrammatic side sectional view of a CMOS image sensor pixel formed in accordance with a second embodiment of the present invention.

FIG. 5 is a diagrammatic side sectional view of a CMOS image sensor pixel at FIG. 4 at a subsequent processing step.

FIG. 6 illustrates a CMOS imager containing the invention with a processing system.

DETAILED DESCRIPTION OF THE INVENTION

In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized, and that structural, logical, and electrical changes may be made without departing from the spirit and scope of the present invention. Additionally, processing steps described and their progression are exemplary of preferred embodiments of the invention; however, the sequence of steps is not limited to that set forth herein and may be changed as is known in the art, with the exception of steps necessarily occurring in a certain order.

The term “substrate” used in the following description may include any supporting structure including, but not limited to, a semiconductor substrate that has an exposed substrate surface. Semiconductor “substrates” and “wafer” are to be understood as including silicon, silicon-on-insulator (SOI) or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Further, when reference is made to a “substrate” or “wafer” in the following description, previous process steps may have been utilized to form regions, junctions, or material layers in or over the base semiconductor or foundation. In addition, the semiconductor need not be silicon-based, but could be based on other semiconductors such as silicon-germanium, germanium, or gallium arsenide, among others.

The term “pixel” refers to a photo-element unit cell containing a photoconversion device for converting electromagnetic radiation to an electrical signal and transistors which operate the pixel. For purposes of illustration, representative pixel embodiments are illustrated in the figures and described herein, and typically fabrication of all pixels in an imager will proceed simultaneously in a similar fashion. Other embodiments of pixels which employ the inventions may also be produced.

It should be appreciated that although the following description describes the formation of a CMOS imager. The methods and structures of the present invention can be utilized with equal effectiveness in a CCD Imager when a floating diffusion region that is resistant to charge leakage is desired.

The invention will now be explained with reference to FIGS. 2-5 which illustrate exemplary embodiments of a semiconductor device with a floating diffusion region constructed in accordance with the invention. The floating diffusion region is also known in the art as a sensing node, floating diffusion node, and a diffusion node, among others. For purposes of a simplified description, the description utilizes the term floating diffusion region. It should also be understood that similar reference numbers correspond to similar elements for FIGS. 2-5.

Referring first to the n+ region 10 of the 4T pixel of FIG. 1, it is normally formed from a n− type LDD implant followed by a highly-doped n+ source and drain implant. Typically, this highly-doped n+ region is formed using a n− type dose of 5×10¹⁴/cm² to about 3×10¹⁶/cm³. Further, the n− type LDD implant is normally conducted very close to the reset and transfer transistors. Then, a second mask is used and the source/drain of the reset and transfer transistors are formed. The resulting n+ floating diffusion region 10, illustrated in FIG. 1, is formed as a result of the two diffusion regions combining from the LDD implant step and the highly n+ doping source/drain implant step.

Referring now to FIG. 2, in one exemplary embodiment, the present invention provides a floating diffusion region 210 with a n− type implantation dose within the range from about 1×10¹²/cm² to about 2×10¹⁴/cm² such that a n− region is formed as the source and drain region between a transfer transistor gate 260 and a reset transistor gate 250. Rather than providing a LDD implant first near the transistors, and then a highly n+ doped source/drain region that diffuses together to form a floating diffusion region, the present invention provides the source/drain region first, by implanting dopant between the transistors 260, 250 and allowing the dopant to diffuse outwards toward the transistors; thus, forming a common source/drain. Further, the common source/drain region is not a highly n+ doped region. Moreover, the n− dopant levels for floating diffusion region 210 may be at the same doping levels as the conventional LDD doping for the transfer 260 and reset transistor 250 source and drain regions, as well as for LDD regions of other transistors, for example, a source follower 240 and row select transistor 270 used in conjunction with the illustrated pixel.

Referring now to FIG. 3, in order to maintain good contact with a metal conductor, an upper portion 213 of the floating diffusion region 210 is further doped to a slightly higher n− doping concentration using a dose within the range from about 4×10¹²/cm² to about 1×10¹⁴/cm². The upper portion 213 is implanted with an implant energy from about 1 KeV to about 80 KeV, and preferably with an implant energy from about 4 KeV to about 50 KeV.

Thus, a first n− impurity concentration is formed in the body of the floating diffusion region 210. A second impurity concentration is added to the first impurity concentration forming a more heavily-doped upper portion 213 of floating diffusion region 210. Region 213 is in direct contact with a metal conductor 215 and with the first impurity concentration doped n− region 212. As a result, a two-doped level 212, 213 floating diffusion region 210 is provided that is resistant to charge leakage, while providing good contact to the conductor 215 connected to the gate of the source follower transistor 240.

As a result, the region 212 of the floating diffusion region 210 has substantially the same doping level as a lightly-doped drain (LDD) n− region which is used for the reset transistor 250 and transfer transistor 260 (if provided) of the pixel 200, and of the source follower 240 and row select 270 transistor. The n− type ions used for doping region 210 may comprise phosphorus (P), arsenic (As), or antimony (Sb), and other n− type ion dopants known in the art when the pixel transistors are n− channel devices.

The formation of the lightly-doped n− floating diffusion region 212 can occur at the same time as LDD regions are formed for other transistors, e.g., the reset and other transistors of the pixel, or at another time. Further, the formation of the lightly-doped n− floating diffusion region occurs by implanting the first impurity concentration between the transfer 260 and reset 250 transistors with an appropriate mask. Region 212 then diffuses outward towards the reset 250 and transfer 260 transistors forming a commonly-shared source/drain. After region 212 diffuses outwards and forms the source/drain regions of the reset 250 and transfer 260 transistors, a second impurity concentration is provided.

In one preferred embodiment, the additional n− type implant to form shallow contact region 213 may be conducted as a directed or blanket phosphorus implant after the contact holes, such as contact hole 257, are patterned and etched. The phosphorus implant into the lightly-doped n− region 212, can be conducted as a shallow PHOS ion implant step to form an n− type shallow contact region 213 which is more heavily-doped than the n− region 212, but not as heavily-doped as the n+ source and drain region 205 of the reset transistor 250 or of the transfer 260 (if used), source follower 240, and row select transistor 270 associated with a pixel. Although phosphorus is one n− type dopant which can be used to form region 213, other n− type dopants may also be used.

After doping of region 212 is performed, the doping of shallow contact region 213 may occur as part of the process of doping the source/drain regions of the various transistors to be fabricated on a substrate, or after all transistor doping is completed. For example, referring again to FIGS. 2 and 3, the light n− doping of floating diffusion region 210 may occur by the masking and doping of the substrate for the LDD transistor implant, after which all other transistor doping steps are completed.

Further, FIG. 3A illustrates a different view of pixel cell 200 of FIGS. 2 and 3. A schematic top view of a semiconductor wafer fragment of an exemplary CMOS sensor pixel 4T cell 200 is illustrated in FIG. 3A. The CMOS sensor pixel cell 200 includes a photogenerated charge collection region 230, in a doped portion of the substrate, for collecting charges generated by light incident on the pixel cell 200. This region 230 is formed as a pinned photodiode. The photodiode is termed “pinned” because the potential in the photodiode is pinned to a constant value when the photodiode is fully depleted. It should be understood, however, that the CMOS sensor pixel cell 200 may include a photogate or other photon to charge converting device, in lieu of a pinned photodiode, as the initial collection region 230 for photogenerated charge.

The CMOS image sensor 200 of FIG. 3A has a transfer transistor with gate 260 for transferring photoelectric charges from the charge collection region 230 to a sensing node 210, typically a floating diffusion region. The sensing node 210 is electrically connected to the gate 240 of an output source follower transistor. The source follower transistor 240 provides an output signal to a row select access transistor having gate 270 for selectively gating the output signal to terminal 32′. A reset transistor having gate 250 resets the sensing node 210 to a predetermined voltage before charge is transferred thereto from the charge collection region 230.

As FIG. 3A illustrates, an LDD block mask 299 can be used to form portions of the sensing node, e.g., floating diffusion region 210. Further, LDD block mask 299 can be used to form other LDD implanted regions of pixel cell 200. It should be appreciated that although FIG. 3A illustrates a 4T pixel cell with LDD block mask 299, LDD block mask 299 can also be used in forming a 3T pixel cell. The major difference arising through the omission of transfer transistor having gate 260 from a 3T pixel cell. For instance, LDD block mask 299 can be applied to the structures illustrated in FIGS. 4 and 5 to form LDD implanted regions if desired.

After all substrate doping is completed, an insulating layer 275 of borophosphorosilicate glass (BPSG), phososilicate glass (PSG), borosilicate glass (BSG), undoped SiO₂ or the like is deposited over the substrate p− region 206 and preferably planarized by CMP or other methods well-known in the art. A resist and mask (not shown) is applied to the insulating layer 275 and the resist is developed and the insulating layer 275 is etched to create contact opening 257. The insulating layer 275 may be etched by a selective wet etch or a selective dry etch to form contact opening 257. Metal conductor 215 is then formed within contact opening 257.

In a preferred method for forming the 4T embodiment, the invention provides a similar floating diffusion region 210 with a n− type implantation dose within the range from about 1×10¹²/cm² to about 2×10¹⁴/cm² such that a n− region is formed as the source and drain region between a transfer transistor gate 260 and a reset transistor gate 250. This n− region 212 is formed similar to the methods provided above. A mask (not illustrated) is applied to the substrate and developed such that the lightly-doped 212 region is formed between the reset 250 and transfer 260 transistors. Region 212 then diffuses outwards to form a common source/drain for the reset 250 and transfer 260 transistors.

However, the upper portion 213 of the floating diffusion region 210 is not subsequently doped after forming floating diffusion region 210. In this embodiment, only after contact opening 257 is formed using techniques as provided above, is the upper portion 213 of the floating diffusion region 210 further doped to a slightly higher n− doping concentration using a dose within the range from about 4×10¹²/cm² to about 1×10¹⁴/cm². In this embodiment, the second impurity concentration is added to the first impurity concentration region 212, after forming contact 257, to form a more heavily-doped upper portion 213 of floating diffusion region 210. After the doping of floating diffusion region 210 is completed, metal conductor 215 is then formed within contact opening 257. Again, the upper portion 213 is implanted with an implant energy from about 1 KeV to about 80 KeV, and preferably with an implant energy from about 4 KeV to about 50 KeV.

Accordingly, the invention provides a floating diffusion region 210 that is resistant to charge leakage for a CMOS pixel, with a lightly-doped n− region 212 for collecting transferred charge from region 235 of the photodiode and a more heavily n− doped surface region 213 for malting a good contact with a metal conductor 215, formed in opening 257 which provides the collected charge to the gate of a source follower transistor 240. As noted, the charge collection region 212 may have a n− doping concentration in the range from about 1×10¹²/cm² to about 2×10¹⁴/cm², while the more heavily-doped n− shallow contact region 213 may have a n− doping concentration in the range from about 4×10¹²/cm² to about 1×10¹⁴/cm² that is implanted with an implant energy from about 1 KeV to about 80 KeV, and preferably with an implant energy from about 4 KeV to about 50 KeV.

After the processing sequences to produce the floating diffusion region 210 illustrated in FIG. 3, the CMOS imager pixel 200 is then processed according to known methods to produce an operative pixel.

It should be understood that while FIG. 3 includes a photodiode 230 as the photocollection device, other photocollection devices may also be used. For instance, rather than photodiode 230, photosensors such as a photogate or a photoconductor may also be employed with equal utility.

The embodiment of the invention depicted in FIGS. 2-3A relates to a 4T pixel which utilizes a transfer transistor 260 having a gate 261 for gating charge from the photodiode 230 to the floating diffusion region 210. Reference is now made to FIGS. 4-5 which illustrate another exemplary embodiment of the present invention in a 3T pixel.

In the 3T embodiment of FIGS. 4 and 5, the charge collection region 235 of the photodiode 230 is connected with the lightly-doped region 212 and the transfer transistor is omitted. Otherwise, the structure shown in FIGS. 4 and 5 is the same as in FIGS. 2 and 3. Particularly, region 212 is a lightly-doped n− region having an n− doping concentration within the range from about 1×10¹²/cm² to about 2×10¹⁴/cm² that can be formed with a LDD block mask 299 as FIG. 3A previously illustrated.

Referring now to FIG. 5, the lightly-doped n− region 212 is further n− implanted with a shallow n− type implant to create shallow contact region 213, for instance, with a directed or blanket phosphorus implant through opening 257, as in the FIGS. 2 and 3 embodiment.

As a result, the phosphorus implant creates a shallow doped n− type contact region 213 which is more heavily n− doped than region 212 to provide good ohmic contact with a metal conductor 215 formed in opening 257 as in the first embodiment. Thus, shallow contact region 213 (i.e., a second impurity concentration region) is more heavily n− doped than region 212 (i.e., a first impurity concentration region), but is not as heavily-doped as n+ source and drain region 205, for example, of the reset transistor 250 (i.e., a third impurity concentration region) or source follower transistor 240, or other transistors associated with the pixel.

As in the other embodiments, region 213 has a n− doping concentration within the range of about 4×10¹²/cm² to about 1×10¹⁴/cm² and is implanted with an implant energy from about 1 KeV to about 80 KeV, and preferably with an implant energy from about 4 KeV to about 50 KeV. After the processing to produce the floating diffusion region 210 illustrated in FIG. 5, the CMOS imager pixel cell is then processed according to known methods to produce an operative imaging pixel.

FIG. 4 illustrates etching BPSG layer 275 to form an opening 257 to the previously formed lightly-doped region 212. Metal conductor 215 is then formed within contact opening 257.

However, in a preferred method of the 3T embodiment, the invention provides a similar floating diffusion region 210 with a n− type implantation dose within the range from about 1×10¹²/cm² to about 2×10¹⁴/cm² such that the charge collection region 235 of the photodiode 230 is connected with the lightly-doped region 212. as FIG. 4 illustrates.

Here, the upper portion 213 of the floating diffusion region 210 is not subsequently doped after forming floating diffusion region 210. In this embodiment, only after contact opening 257 is formed using techniques as provided above, is the upper portion 213 of the floating diffusion region 210 further doped to a slightly higher n− doping concentration using a dose within the range from about 4×10¹²/cm² to about 1×10¹⁴/cm² and is implanted with an implant energy from about 1 KeV to about 80 KeV, and preferably with an implant energy from about 4 KeV to about 50 KeV. In this embodiment, the second impurity concentration is added to the first impurity concentration region 212, after forming contact 257, to form a more heavily-doped upper portion 213 of floating diffusion region 210. After the doping of floating diffusion region 210 is completed, metal conductor 215 is then formed within contact opening 257.

A typical processor based system which includes a CMOS imager device 542 having a pixel array in which the pixels are constructed according to the present invention is illustrated generally at 500 in FIG. 6. The imager device produces an output image from signals supplied from the pixel array. A processor based system is exemplary of a system receiving the output of a CMOS imager device. Without being limiting, such a system could include a computer system, camera system, scanner, machine vision system, vehicle navigation system, video phone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system, all of which can utilize the present invention.

A processor based system, such as a computer system, for example generally comprises a central processing unit (CPU) 544, for example, a microprocessor, that communicates with an input/output (I/O) device 546 over a bus 552. The CMOS imager device 542 also communicates with the system over bus 552 or other communication link. The computer system 500 also includes random access memory (RAM) 548, and, in the case of a computer system may include peripheral devices such as a floppy disk drive 554 and a compact disk (CD) ROM drive 556 which also communicate with CPU 544 over the bus 552. It may also be desirable to integrate the processor 554, CMOS imager device 542 and memory 548 on a single IC chip.

The invention has been described with reference to pixels employing n− channel transistors. However, it should be understood that the invention is not so limited and may be employed in pixels have p− channel devices formed within an n− type substrate.

The above description and drawings are only to be considered illustrative of exemplary embodiments which achieve the features and advantages of the invention. Although exemplary embodiments of the present invention have been described and illustrated herein, many modifications, even substitutions of materials, can be made without departing from the spirit or scope of the invention. Accordingly, the above description and accompanying drawings are only illustrative of exemplary embodiments that can achieve the features and advantages of the present invention. It is not intended that the invention be limited to the embodiments shown and described in detail herein. The invention is limited only by the scope of the appended claims. 

1. An imager pixel with a photoconversion device for generating charges and a transistor comprising: a diffusion node configured to receive photogenerated charges, said diffusion node having a first conductivity region of a first conductivity type and having a first impurity concentration; and, a second conductivity region formed within said first conductivity region and having a second impurity concentration of said first conductivity type which is higher than said first impurity concentration, said transistor having at least one source/drain region including a first lightly-doped region of said first conductivity type and a second more heavily-doped region of said first conductivity type having a third impurity concentration, said first impurity concentration being less than said third impurity concentration.
 2. A pixel as in claim 1, wherein said first and second impurity concentrations are less than said third impurity concentration.
 3. A pixel as in claim 1, wherein said first lightly-doped region has said first impurity concentration.
 4. A pixel as in claim 3, wherein said first lightly-doped region is a source/drain region for said transistor.
 5. A pixel as in claim 1, wherein said first impurity concentration is in a range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 6. A pixel as in claim 1, wherein said third impurity concentration produces an n+ region and said first impurity concentration provides a lightly-doped n− region.
 7. A pixel as in claim 1, wherein said second impurity concentration is in a range from about 4×10¹²/cm² to about 1×10¹⁴/cm².
 8. A pixel as in claim 1, wherein said second conductivity region is provided at an upper portion of said first conductivity region.
 9. A pixel as in claim 4, wherein said transistor is a reset transistor having a source or drain with a first impurity concentration.
 10. A pixel as in claim 4, wherein said transistor is a transfer transistor having a source or drain with a first impurity concentration.
 11. A pixel as in claim 4, wherein said transistor is a source follower transistor.
 12. A pixel as in claim 4, wherein said transistor is a row select transistor.
 13. A pixel as in claim 1, wherein said imager pixel is a part of a CMOS image device.
 14. A pixel as in claim 1, wherein said imager pixel is a part of a CCD image device.
 15. A pixel as in claim 1, wherein said photoconversion device is a photodiode.
 16. A pixel as in claim 1, wherein said photoconversion device is a photogate.
 17. A pixel as in claim 1, wherein said photoconversion device is a photoconductor.
 18. A pixel as in claim 1, wherein said impurity concentrations are implanted at an implant energy from about 1 KeV to about 80 KeV.
 19. A pixel as in claim 18, wherein said impurity concentrations are implanted at an implant energy from about 4 KeV to about 50 KeV.
 20. A pixel as in claim 1, wherein said second impurity concentration is performed after contact holes are etched.
 21. A pixel as in claim 20, wherein the second impurity implant is a blanket implant.
 22. A pixel as in claim 20, wherein the second impurity implant is a masked implant.
 23. A pixel as in claim 1, wherein said transistor is a n− channel transistor and said implants are n− type being at least one of phosphorous, arsenic, or antimony.
 24. A pixel as in claim 1, wherein said transistor is a p− channel transistor and said implants are p− type being at least one of boron or indium.
 25. A floating diffusion region of an imager device, said floating diffusion region comprising: a first n− doped region configured to receive photogenerated charges from a photoconversion device; a second n− doped region, said second n− doped region having a higher concentration of n− type dopants than said first n− doped region; and, a conductor electrically coupled to said second n− doped region.
 26. A floating diffusion region as in claim 25, wherein said first n− doped region has a concentration of n− type dopants in a range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 27. A floating diffusion region as in claim 25, wherein said second n− doped region has a concentration of n− type dopants in a range from about 4×10¹²/cm² to about 1×10¹⁴/cm².
 28. A floating diffusion region as in claim 25, wherein said floating diffusion region is electrically coupled with at least one transistor having a n+ doped source or drain region.
 29. A floating diffusion region as in claim 28, wherein said first and second n− doped regions have a lower doping concentration than said n+ doped source/drain region of said transistor.
 30. A floating diffusion region as in claim 29, wherein said transistor is a reset transistor having a source or drain with a concentration of n− type dopants in a range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 31. A floating diffusion region as in claim 29, wherein said transistor is a source follower transistor.
 32. A floating diffusion region as in claim 29, wherein said transistor is a transfer transistor having a source or drain with a concentration of n− type dopants in a range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 33. A floating diffusion region as in claim 29, wherein said transistor is a row select transistor.
 34. A floating diffusion region as in claim 25, wherein said imager device is a CMOS image device.
 35. A floating diffusion region as in claim 25, wherein said imager device is a CCD image device.
 36. A floating diffusion region as in claim 25, wherein said photoconversion device is a photodiode.
 37. A floating diffusion region as in claim 25, wherein said photoconversion device is a photogate.
 38. A floating diffusion region as in claim 25, wherein said photoconversion device is a photoconductor.
 39. A floating diffusion region as in claim 25, wherein said doped regions are implanted at an implant energy from about 1 KeV to about 80 KeV.
 40. A floating diffusion region as in claim 39, wherein said doped regions are implanted at an implant energy from about 4 KeV to about 50 KeV.
 41. A floating diffusion region as in claim 25, further comprising a part of a transistor, said transistor is a n− channel transistor and said implants are n− type being at least one of phosphorous, arsenic, or antimony.
 42. A floating diffusion region as in claim 25, further comprising a part of a transistor, wherein said transistor is a p− channel transistor and said implants are p− type being at least one of boron or indium.
 43. An image sensor pixel comprising: a floating diffusion node of a first conductivity type formed within a substrate of a second conductivity type, said floating diffusion node comprises a first lower impurity concentration region and a second higher impurity concentration region; and, a reset transistor having source and drain regions, at least one of source and drain regions which is in common with said first lower impurity concentration region of said floating diffusion node.
 44. A pixel as in claim 43, wherein said first lower impurity concentration is a n− type impurity concentration in the range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 45. A pixel as in claim 43, wherein said second higher impurity concentration is a n− type impurity concentration in the range from about 4×10¹²/cm² to about 1×10¹⁴/cm².
 46. A pixel as in claim 43, wherein one of the source and drain regions of said reset transistor has a highly-doped n+ region, said lower impurity and second higher impurity concentrations comprising a n− type impurity concentration which is lower than the impurity concentration of said highly-doped n+ region.
 47. A pixel as in claim 43, further comprising a conductor in contact with said second higher impurity concentration region.
 48. A pixel as in claim 43, further comprising a transfer transistor with a source or drain with a first lower impurity concentration.
 49. A pixel as in claim 43, further comprising a row select transistor.
 50. A pixel as in claim 43, further comprising a source follower transistor.
 51. An imager pixel comprising: an active layer of a first conductivity type formed in a substrate; a transfer region formed in said active layer; a photosensor formed in said active layer adjacent said transfer region, said photosensor including a region of a second conductivity type between regions of said active layer of said first conductivity type; and, a charge collection region of said second conductivity type in said active layer configured to receive charges transferred from said photosensor second conductivity region through said transfer region, said charge collection region having a first lower impurity concentration adjacent said active layer and a second higher impurity concentration forming a conductor contact region at an upper portion of said charge collection region.
 52. A pixel as in claim 51, wherein said first lower impurity concentration is less than or equal to about 2×10¹⁴/cm² and said second higher impurity concentration is less than or equal to about 1×10¹⁴/cm².
 53. A pixel as in claim 51, wherein said second conductivity type is a n− type conductivity.
 54. A pixel as in claim 51, wherein said photosensor is a photogate.
 55. A pixel as in claim 51, wherein said photosensor is a photodiode.
 56. A pixel as in claim 51, wherein said photosensor is a photoconductor.
 57. A processing system comprising: (i) a processor; and (ii) an imaging device coupled to said processor, said imaging device comprising at least one pixel with a photoconversion device and transistor, said pixel comprising: a diffusion node, said diffusion node having a first conductivity region of a first conductivity type and having a first impurity concentration; and a second conductivity region formed within said first conductivity region and having a second impurity concentration of said first conductivity type which is higher than said first impurity concentration, said transistor having at least one source/drain region including a first lightly-doped region of said first conductivity type and a second more heavily-doped region of said first conductivity type having a third impurity concentration, said first impurity concentration being less than said third impurity concentration.
 58. A system as in claim 57, wherein said first and second impurity concentrations are less than said third impurity concentration.
 59. A system as in claim 57, wherein said first lightly-doped region has said first impurity concentration.
 60. A system as in claim 57, wherein said first impurity concentration is in a range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 61. A system as in claim 57, wherein said third impurity concentration produces an n+ region and said first impurity concentration provides a lightly-doped n− region.
 62. A system as in claim 57, wherein said second impurity concentration is in a range from about 4×10¹²/cm² to about 1×10¹⁴/cm².
 63. A system as in claim 57, wherein said second conductivity region is provided at an upper portion of said first conductivity region.
 64. A system as in claim 57, wherein said transistor is a reset-transistor with a source or drain comprising a first impurity concentration.
 65. A system as in claim 57, wherein said transistor is a transfer transistor with a source or drain comprising a first impurity concentration.
 66. A system as in claim 57, wherein said transistor is a source follower transistor.
 67. A system as in claim 57, wherein said transistor is a row select transistor.
 68. A system as in claim 57, wherein said photoconversion device is a photodiode.
 69. A processing system comprising: (i) a processor; and (ii) an imager pixel device coupled to said processor, said imager pixel device comprising: a floating diffusion node of a first conductivity type formed within a substrate of a second conductivity type, said floating diffusion node comprises a first lower impurity concentration region and a second higher impurity concentration region; and, a reset transistor with source and drain regions, at least one of which is in common with said first lower impurity concentration region of said floating diffusion node.
 70. A system as in claim 69, wherein said first lower impurity concentration is a n− type impurity concentration in the range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 71. A system as in claim 69, wherein said second higher impurity concentration is a n− type impurity concentration in the range from about 4×10¹²/cm² to about 1×10¹⁴/cm².
 72. A system as in claim 69, wherein one of the source and drain regions of said reset transistor has a highly-doped n+ region, said lower impurity and second higher impurity concentrations being n− type impurity concentrations which are lower than the impurity concentration of said highly-doped n+ region.
 73. A system as in claim 69, further comprising a conductor in contact with said second higher impurity concentration region.
 74. A system as in claim 69, further comprising a transfer transistor with a source or drain with an impurity concentration in the range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 75. A system as in claim 69, wherein said transistor is a source follower transistor.
 76. A system as in claim 69, wherein said transistor is a row select transistor.
 77. A method of forming an imager pixel with a photoconversion device, said method comprising forming a diffusion node configured to receive photogenerated charges, said diffusion node having a first conductivity region of a first conductivity type and having a first impurity concentration; forming a second conductivity region within said first conductivity region, said second conductivity region having a second impurity concentration of said first conductivity which is higher than said first impurity concentration; and, providing a transistor, said transistor having at least one source/drain region including a first lightly-doped region of said first conductivity type and a second more heavily-doped region of said first conductivity type and having a third impurity concentration, said first impurity concentration being less than said third impurity concentration.
 78. A method as in claim 77, further comprising forming said first and second impurity concentrations to be less than said third impurity concentration.
 79. A method as in claim 77, further comprising forming said first lightly-doped region such that it has a first impurity concentration.
 80. A method as in claim 77, wherein said first impurity concentration is in a range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 81. A method as in claim 77, further comprising forming said third impurity concentration to produce a n+ region and forming said first impurity concentration to produce a lightly-doped n− region.
 82. A method as in claim 77, wherein said second impurity concentration is in a range from about 4×10¹²/cm² to about 1×10¹⁴/cm².
 83. A method as in claim 77, further comprising forming said second conductivity region at an upper portion of said first conductivity region.
 84. A method as in claim 77, wherein said transistor is a reset transistor with a source or drain with an impurity concentration in the range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 85. A method as in claim 84, further comprising a transfer transistor with a source or drain with an impurity concentration in the range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 86. A method as in claim 85, wherein said diffusion node is formed between said transfer and reset transistor.
 87. A method as in claim 86, wherein said transfer and reset transistor share a common source or drain region with a first impurity concentration.
 88. A method as in claim 87, wherein said source or drain region is formed by diffusion of said diffusion node.
 89. A method as in claim 77, further comprising forming said transistor to be a reset transistor with a source or drain with an impurity concentration in the range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 90. A method as in claim 77, further comprising forming said transistor to be a transfer transistor with a source or drain with an impurity concentration in the range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 91. A method as in claim 77, further comprising forming said transistor to be a row select transistor.
 92. A method as in claim 77, wherein said imager pixel is a part of a CMOS image device.
 93. A method as in claim 77, wherein said imager pixel is a part of a CCD image device.
 94. A method as in claim 77, wherein said photoconversion device is a photodiode.
 95. A method as in claim 77, wherein said photoconversion device is a photogate.
 96. A method as in claim 77, wherein said photoconversion device is a photoconductor.
 97. A method as in claim 77, wherein said impurity concentrations are implanted at an implant energy from about 1 KeV to about 80 KeV.
 98. A method as in claim 97, wherein said impurity concentrations are implanted at an implant energy from about 4 KeV to about 50 KeV.
 99. A method as in claim 77, wherein said second impurity concentration is performed after contact holes are etched.
 100. A method as in claim 99, wherein the second impurity implant is a blanket implant.
 101. A method as in claim 99, wherein the second impurity implant is a masked implant.
 102. A method as in claim 77, wherein said transistor is a n− channel transistor and said implants are n− type being at least one of phosphorous, arsenic, or antimony.
 103. A method as in claim 77, wherein said transistor is a p− channel transistor and said implants are p− type being at least one of boron or indium.
 104. A method as in claim 77, further comprising forming said transistor to be a source follower transistor.
 105. A method for forming a floating diffusion region for an imager pixel, said method comprising: forming a first n− doped region; forming a second n− doped region, said second n− doped region having a higher concentration of n− type dopants than said first n− doped region; and, forming a conductor that is electrically coupled to said second n− doped region.
 106. A method as in claim 105, further comprising forming said first n− doped region to have a concentration of n− type dopants in a range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 107. A method as in claim 105, further comprising forming said second n− doped region to have a concentration of n− type dopants in a range from about 4×10¹²/cm² to about 1×10¹⁴/cm².
 108. A method as in claim 105, wherein said photoconversion device is a photodiode.
 109. A method as in claim 105, further comprising providing a transistor.
 110. A method as in claim 109, further comprising forming said transistor to have at least one source or drain region with a first n− doped region and a second n+ doped region.
 111. A method as in claim 110, further comprising forming said first and second n− doped regions to have a lower doping concentration than said second n+ doped region of said transistor.
 112. A method as in claim 110, further comprising forming said transistor to be a reset transistor with a source or drain with a first n− doped region.
 113. A method as in claim 112, further comprising a transfer transistor with a source or drain region shared with said reset transistor.
 114. A method as in claim 113, wherein said source or drain region is formed between said transfer and reset transistor.
 115. A method as in claim 114, wherein said source or drain region is formed by outward diffusion of dopants.
 116. A method as in claim 109, further comprising forming said transistor to be a row select transistor.
 117. A method as in claim 109, further comprising forming said transistor to be a source follower transistor.
 118. A method as in claim 105, wherein said imager device is a CMOS image device.
 119. A method as in claim 105, wherein said imager device is a CCD image device.
 120. A method as in claim 105, wherein said photoconversion device is a photogate.
 121. A method as in claim 105, wherein said photoconversion device is a photoconductor.
 122. A method as in claim 105, wherein said doped regions are implanted at an implant energy from about 1 KeV to about 80 KeV.
 123. A method as in claim 122, wherein said doped regions are implanted at an implant energy from about 4 KeV to about 50 KeV.
 124. A method as in claim 105, further comprising a part of a transistor, said transistor is a n− channel transistor and said implants are n− type being at least one of phosphorous, arsenic, or antimony.
 125. A method as in claim 105, further comprising a part of a transistor, wherein said transistor is a p− channel transistor and said implants are p− type being at least one of boron or indium.
 126. A method for forming an image sensor pixel comprising: forming a floating diffusion node of a first conductivity type within a substrate of a second conductivity type, said floating diffusion node comprises a first lower impurity concentration region and a second higher impurity concentration region; and, forming a reset transistor having source and drain regions, at least one of which is in common with said first lower impurity concentration region of said floating diffusion node.
 127. A method as in claim 126, further comprising forming said lower impurity concentration to be a n− type impurity concentration in the range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 128. A method as in claim 126, further comprising forming said second higher impurity concentration to be an n− type impurity concentration in the range from about 4×10¹²/cm² to about 1×10¹⁴/cm².
 129. A method as in claim 126, further comprising forming one of the source and drain regions of said reset transistor to have a highly-doped n+ region, said lower impurity and second higher impurity concentrations being formed to have a n− type impurity concentration which is less than the impurity concentration of said highly-doped n+ region.
 130. A method as in claim 126, further comprising forming a conductor in contact with said second higher impurity concentration region.
 131. A method as in claim 129, further comprising forming said lower impurity concentration to be in the range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 132. A method as in claim 129, further comprising forming said second higher impurity concentration to be in the range from about 4×10¹²/cm² to about 1×10¹⁴/cm².
 133. A method as in claim 126, further comprising forming a transfer transistor having at least one source and drain region.
 134. A method as in claim 133, further comprising forming said at least one of the source and drain regions of said transfer transistor to have a highly-doped n+ region, said lower impurity and second higher impurity concentrations being formed to have n− type impurity concentrations which are less than the impurity concentration of said highly-doped n+ region.
 135. A method as in claim 134, further comprising forming a conductor in contact with said second higher impurity concentration region.
 136. A method as in claim 134, further comprising forming said lower impurity concentration to be in the range from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 137. A method as in claim 134, further comprising forming said second higher impurity concentration to be in the range from about 4×10¹²/cm² to about 1×10¹⁴/cm².
 138. A method for forming an imager pixel comprising: forming an active layer of a first conductivity type in a substrate; forming a transfer region in said active layer; providing a photosensor in said active layer adjacent said transfer region, said photosensor including a region of said second conductivity type between regions of said active layer of said first conductivity type; and, forming a charge collection region, said charge collection region having a first lower impurity concentration adjacent an active layer and a second higher impurity concentration forming a conductor contact region at an upper portion of said charge collection region.
 139. A method as in claim 138, further comprising forming said first impurity concentration to be less than or equal to about 2×10¹⁴/cm² and said second impurity concentration being formed to less than or equal to about 1×10¹⁴/cm².
 140. A method as in claim 138, wherein said second conductivity type is a n type conductivity.
 141. A method as in claim 138, wherein said photosensor is a photodiode.
 142. A method as in claim 138, wherein said photosensor is a photogate.
 143. A method as in claim 138, wherein said photosensor is a photoconductor.
 144. A floating diffusion node comprising: a region of a first conductivity with a first impurity concentration of less than or equal to about 2×10¹⁴/cm²; and a region of a second conductivity with a second impurity concentration of less than or equal to about 1×10¹⁴/cm².
 145. The floating diffusion node of claim 144, wherein said first impurity concentration is greater than or equal to about 1×10¹²/cm².
 146. The floating diffusion node of claim 144, wherein said second impurity concentration is greater than or equal to about 4×10¹²/cm².
 147. A method of forming a floating diffusion node comprising the act of: forming a region of a first conductivity with a first impurity concentration; and forming a region of a second conductivity with a second impurity concentration.
 148. A method as in claim 147, wherein said first impurity concentration is greater than or equal to about 1×10¹²/cm².
 149. A method as in claim 147, wherein said first impurity concentration is less than or equal to about 2×10 ¹⁴/cm².
 150. A method as in claim 147, wherein said second impurity concentration is greater than or equal to about 4×10¹²/cm².
 151. A method as in claim 147, wherein said second impurity concentration is less than or equal to about 1×10¹⁴/cm².
 152. A method as in claim 147, further comprising providing a transistor with a source and drain region.
 153. A method as in claim 152, wherein said transistor is a reset transistor.
 154. A method as in claim 153, further comprising a transfer transistor.
 155. A method as in claim 154, wherein said floating diffusion node is formed between said transfer and reset transistor.
 156. A method as in claim 155, wherein said floating diffusion node is implanted and flows outward forming a common source/drain for said transfer and said reset transistor.
 157. A method as in claim 153, wherein said transistor is a row select transistor.
 158. A method as in claim 157, wherein said transistor has a source or drain with a first impurity concentration.
 159. A method as in claim 158, wherein said impurity concentration is from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 160. A method as in claim 152, wherein said transistor is a source follower transistor.
 161. A method as in claim 160, wherein said transistor has a source or drain with a first impurity concentration.
 162. A method as in claim 161, wherein said impurity concentration is from about 1×10¹²/cm² to about 2×10¹⁴/cm².
 163. A method as in claim 152, wherein said transistor is a reset transistor.
 164. A method as in claim 163, wherein said transistor has a source or drain with a first impurity concentration.
 165. A method as in claim 164, wherein said impurity concentration is from about 1×10¹²/cm² to about 2×10¹⁴/cm². 